

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/930,857	08/15/2001	Brad A. Davis	BEA920010010US1	2098
30011	7590 12/22/2004		MINER	
LIEBERMAN & BRANDSDORFER, LLC			CHEN, ALAN S	
12221 MCDONALD CHAPEL DRIVE GAITHERSBURG, MD 20878			ART UNIT	PAPER NUMBER
•	,		2182	
			DATE MAILED: 12/22/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/930,857	DAVIS ET AL.				
Office Action Summary	Examiner	Art Unit				
	Alan S Chen	2182				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 22 October 2004.						
· ·						
Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-33</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-33</u> is/are rejected.	S)⊠ Claim(s) <u>1-33</u> is/are rejected.					
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) \boxtimes The drawing(s) filed on <u>15 August 2004</u> is/are: a) \boxtimes accepted or b) \square objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correcti						
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action of form P1O-152.				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). 						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		ate Patent Application (PTO-152)				

Art Unit: 2182

DETAILED FINAL ACTION

Specification

1. The disclosure is objected to because of the following informalities: page 1, line 24, "tome" should be "time".

Appropriate correction is required.

Response to Arguments

- 2. Any rejection not addressed in this Office Action has been withdrawn.
- 3. Applicant's arguments received 10/22/2004, with respect to the rejection(s) of claim(s) 1-33 under 35 U.S.C §102(e), 35 U.S.C §103(a) have been fully considered but they are not persuasive. Examiners reasons are given below.

Rejections under 35 USC § 102(e)

Claims 1-4, 6, 7 and 33

4. Applicant amends these claims to incorporate platform firmware routing virtual to physical addressing.

Examiner contends that, although U.S. Patent No. 6,446,188 to Henderson et al. (hereafter Henderson) does not expressly disclose using firmware to perform address mapping, this is not novel as indicated with U.S. Patent No. 4,587,610 to Rodman. Examiner has reasserted this in a new 35 USC §103(a) rejection for the respective amended claims. Address translation using firmware is a matter of design choice (also indicated in the prior 35 USC §103(a) rejection to U.S. Patent No. 6,314,501 to Gulick et al., hereafter Gulick). Address translation using hardware is obviously faster than a software implementation. Henderson discloses all the limitation of the claims except for the specific type of hardware that performs

Art Unit: 2182

the address translations. Rodman shows that address mapping between virtual and physical devices can be done in hardware, specifically firmware (Column 4, lines 29-44).

Rejections under 35 USC § 103(a)

Claims 14-17, 27, 28-32

- 5. Applicant argues that Gulick simply alludes using firmware but does not disclose a method or system for routing I/O between a virtual resource address and a physical resource address. Furthermore, applicant argues that providing the structure to support platform firmware would require a modification to the invention of Henderson not envisioned or taught.
- Examiner disagrees. Although Gulick does not disclose each and every limitation given by the applicant, Gulick provides the motivation of using the one limitation of utilizing firmware to implement address mapping. This combined with Henderson provides a valid obviousness rejection against the applicant. Applicant's invention is clearly tailored for address mapping between one entity and another, e.g., mapping between physical to physical addresses via a virtual address. One of the prime reasons for one to implement this process intensive task in firmware is that it is faster than a software implementation. Gulick is within the scope of the applicant's invention with respect to using address mapping (Column 8, line 58-Column 9, line 30 and Fig. 4). Gulick indicates in Column 60, lines 53-63 the ability to use firmware in the design. Memory mapping in Gulick is a computationally intensive task requiring three distinct components of windowing (where physical address space of the processors in separate partitions are mapped to memory windows), reclamation (where memory claimed by I/O devices are reclaimed, e.g., remapped, back to the main memory to free up space), and translation mapping

(mapping a memory reference to a specified memory storage unit). Clearly, implementation by hardware, e.g., through the firmware that Gulick suggests, would expedite the memory mapping.

Regarding applicants contentions that the structure to support firmware would necessitate significant modification to Henderson, not originally envisioned, Examiner disagrees. In fact, Henderson specifically references a way to make memory mapping, allocation and management that is implemented in hardware (Column 1, lines 40-48, patent #5,687,368), in which Henderson further improves on, specifically the "housekeeping functions", e.g., garbage collection and reclaiming memory (Column 1, lines 40-50 of Henderson). Even more significant is the application that Henderson incorporates by reference (09/203995 now patent #6,470,436) in which it specifically cites the address translation module (Fig. 3, element 310) being a "hardware function" (Column 6, lines 5-15 of patent #6,470,436). It is therefore more than likely that Henderson intended implementation of the address translation module on chip (e.g., FPGA, ASIC or related firmware), particularly for the simple reason that it is faster.

Claims 8-13 and 19-26

- 7. Applicant argues that Gulick does not mention mapping such that it is virtual to physical address mapping.
- 8. Examiner maintains that although Gulick does not specifically mention virtual resource address to physical resource address mapping, the computational requirement of address mapping (address mapping being a primary objective of Gulick), where one address is assigned to point to another particular location, e.g., the main memory, is computationally equivalent to mapping a virtual address to physical addresses, and therefore Gulick's assertion to use firmware is just as valid. For instance, the reclaiming of address space that I/O devices do no use anymore (Column 9, lines 15-25 of Gulick) necessitates remapping the address to point the main memory

Art Unit: 2182

address pool. This mapping process is just as computationally intensive as assigning a virtual address to a physical address. Henderson may in fact be even more computationally intensive based on how often virtual to physical address routing occurs versus the garbage collection done by Gulick, strengthening the argument for the reason to combine Gulick and firmware implementation in order to perform Henderson's mapping operations faster in hardware. Examiner wishes to again point out that patent #6,470,436 incorporated by reference to Henderson, citing the address translation module of Henderson being implemented in hardware.

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 1-4,6,7 and 33 are rejected under 35 USC 103(a) as being unpatentable over No. 6,446,188 to Henderson in view of No. 6,314,501 to Gulick et al. (hereafter Gulick).
- 11. As per claim 1, Henderson discloses a method for accessing hardware resources in a computer system (Fig. 3), comprising: assigning a first I/O resource a first physical resource address (Fig. 3A, element 308A and its associated physical address in Fig. 3A, element 306), Henderson discloses these as objects used by the processor, I/O commands/references, inherently part of what the processor uses in interacting with its memory devices); assigning a second I/O resource a second physical address (Fig. 3A, element 308C and its associated physical address in Fig. 3A, element 306); dynamically routing a virtual resource address between said first and second physical resource addresses (as seen literally in the object cache, Fig. 3A, element 210,

the virtual object 2 sits between object 3 and object 1, each having a unique physical address in Fig. 3A, element 306. Also, in another view, the physical address of object 2 can clearly lay between the physical address in object 1 and object 3 in the physical system memory, element 306). Henderson also acknowledges the use of hardware to implement the address translation module (Fig. 3, element 310 and Column 1, lines 40-50 and reference patent #6,470,436 to Croft et al. incorporated by reference to Henderson)

Henderson does not disclose expressly a platform firmware that performs the virtual resource address and physical resource address mapping/routing.

Gulick discloses the ability to use firmware in network architecture involving address mapping (Column 60, lines 53-63) in a multi-processor environment with a system interconnect (Fig. 1).

Henderson and Gulick are analogous art because they are from the similar problem solving area in address remapping.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to combine Henderson and Gulick to embrace a multiprocessor environment.

The suggestion/motivation for doing so would have been to accommodate the demands of the user as modern computer systems grow and require more processing power, leading to the inevitable use of multiple processor nodes and multiple operating systems (Column 2, lines 32-40). Using firmware to implement many of the functions of the system is a design choice. The advantages or using firmware is clear in that it is generally faster than a software implementation while allowing the designer to reprogram it.

Art Unit: 2182

Therefore, it would have been obvious to combine Henderson with Gulick for the benefit of scaling the processing power by incorporating multiple computer systems and using firmware to speed up the processing done outside the processor.

Art Unit: 2182

12. As per claims 2 and 33, Henderson combined with Gulick discloses claim 1, wherein Henderson further discloses the step of dynamically routing said virtual resource address includes providing a hardware resource map for logically storing said virtual resource address and at least one of said first and second physical resources addresses (Fig. 5, element 418).

Page 8

- 13. As per claim 3, Henderson combined with Gulick discloses claim 1, wherein Henderson further discloses the step of dynamically routing said virtual resource address includes redirecting said virtual resource address from said first physical resource address to said second physical resource address (Column 5, lines 35-39, where if there is a miss, management table will be modified to prevent the miss, so if the node being a memory device has a miss, then rerouting to another memory device).
- 14. As per claim 4, Henderson combined with Gulick discloses claim 3, wherein Henderson discloses further comprising renumbering two or more nodes in said system (this is inherent since the physical address space spans across multiple devices, nodes, etc, and the repointing of a virtual-to-physical address requires the physical address to have some indication of where the particular node exists).
- 15. As per claim 6, Henderson combined with Gulick discloses claim 1, wherein Henderson further discloses the step of dynamically routing said virtual resource address includes changing a hardware resource map at runtime (Fig. 3A, virtual to physical address associations are dynamic and not only during initialization).
- 16. As per claim 7, Henderson combined with Gulick discloses claim 1, wherein Henderson further discloses the physical resource address are on different nodes of a computer system

Art Unit: 2182

(Column 4, lines 30-45, various memory devices can exist, these being considered different nodes in the computer system).

17. Claims 14-17, 27 and 28-32 are rejected under 35 USC 103(a) as being unpatentable over Henderson in view of No. 6,314,501 to Gulick et al. (hereafter Gulick).

Page 9

18. As per claim 14 and 27, Henderson discloses a computer system and article comprising a first I/O resource having a first physical resource address (Fig. 3A, element 308A and its associated physical address in Fig. 3A, element 306), Henderson discloses these as objects used by the processor, I/O commands/references, inherently part of what the processor uses in interacting with its memory devices); a second I/O resource having a second physical resource address (Fig. 3A, element 308C and its associated physical address in Fig. 3A, element 306); and a manager to translate said virtual address to one of said first and second physical resource addresses (Fig. 3A, element 208 as seen literally in the object cache, Fig. 3A, element 210, the virtual object 2 sits between object 3 and object 1, each having a unique physical address in Fig. 3A, element 306. Also, in another view, the physical address of object 2 can clearly lay between the physical address in object 1 and object 3 in the physical system memory, element 306).

Henderson does not disclose expressly a platform having a virtual resource address and a physical resource address.

Gulick discloses the ability to use firmware in network architecture involving address mapping (Column 60, lines 53-63) in a multi-processor environment with a system interconnect (Fig. 1)

Henderson and Gulick are analogous art because they are from the similar problem solving area in address remapping.

Art Unit: 2182

At the time of the invention it would have been obvious to a person of ordinary skill in the art to combine Henderson and Gulick to embrace a multiprocessor environment.

The suggestion/motivation for doing so would have been to accommodate the demands of the user as modern computer systems grow and require more processing power, leading to the inevitable use of multiple processor nodes and multiple operating systems (Column 2, lines 32-40). Using firmware to implement many of the functions of the system is a design choice. The advantages or using firmware is clear in that it is generally faster than a software implementation while allowing the designer to reprogram it.

Therefore, it would have been obvious to combine Henderson with Gulick for the benefit of scaling the processing power by incorporating multiple computer systems and using firmware to speed up the processing done outside the processor.

- 19. As per claims 15 and 16, Henderson combined with Gulick discloses claim 14, wherein Henderson further discloses having a hardware resource map to logically store said virtual address and at lest one of said first and second physical resource addresses as well as redirecting virtual to physical addresses (Fig. 3A, element 310).
- 20. As per claim 17, Henderson combined with Gulick discloses claim 16, wherein Henderson further discloses comprising two or more nodes in said system said manager renumbering nodes (Fig. 3, element 208) in an existing hardware resource map (this is inherent since the physical address space spans across multiple devices, nodes, etc, and the repointing of a virtual-to-physical address requires the physical address to have some indication of where the particular node exists).

Art Unit: 2182

As per claim 28, Henderson combined with Gulick discloses claim 27, wherein Henderson further discloses the medium is selected from a group consisting of a recordable data storage medium, and a modulated carrier signal (Fig. 3A, elements 102 and element 306 are store data and the signals are inherently modulated in that they are changing signals that correspond to particular values of digital data at a particular time).

- 22. As per claim 29, Henderson combined with Gulick discloses claim 27, Henderson further disclosing wherein said logical storing means is a hardware resource map (Fig. 3A, element 208).
- 23. As per claim 30, Henderson combined with Gulick discloses claim 27, Henderson further disclosing a manager to translate said resource address and to redirect said virtual address to a physical hardware address (Fig. 3A, element 102).
- As per claim 31, Henderson combined with Gulick discloses claim 30, Henderson further disclosing dynamic routing means comprises an instruction for renumbering nodes in said logical storing means (this is inherent since the physical address space spans across multiple devices, nodes, etc, and the repointing of a virtual-to-physical address requires the physical address to have some indication of where the particular node exists).
- 25. As per claim 32, Henderson combined with Gulick discloses claim 27, Henderson further disclosing wherein said dynamic routing means comprises an instruction to change said logical storing means at run time (Fig. 3A, virtual to physical address associations are dynamic and not only during initialization).
- 26. Claims 8-13 and 19-26 are rejected under 35 USC 103(a) as being unpatentable over Henderson in view of Gulick.

Art Unit: 2182

Henderson combined with Gulick discloses claim 1.

Henderson does not disclose expressly a multiprocessor system where dynamically routing virtual address includes mapping virtual to physical addressing uses firmware and details pertaining to the system interconnect.

Gulick discloses the ability to use firmware in network architecture involving address mapping (Column 60, lines 53-63) in a multi-processor environment with a system interconnect (Fig. 1).

Henderson and Gulick are analogous art because they are from the similar problem solving area in address remapping.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to combine Henderson and Gulick to embrace a multiprocessor environment.

The suggestion/motivation for doing so would have been to accommodate the demands of the user as modern computer systems grow and require more processing power, leading to the inevitable use of multiple processor nodes and multiple operating systems (Column 2, lines 32-40). Using firmware to implement many of the functions of the system is a design choice.

Therefore, it would have been obvious to combine Henderson with Gulick for the benefit of scaling the processing power by incorporating multiple computer systems.

Conclusion

27. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2182

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

28. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

The following patents are cited to further show the state of the art with respect to address mapping being performed by hardware:

- U.S. Pat. No. 4,587,610 to Rodman pertains to the content addressable memory (CAM) disclosed by Henderson in application 09/203995 which Henderson incorporates by reference.
 - U.S. Pat. No. 6,581,130 to Brinkmann et al.
 - U.S. Pat. No. 5,127,094 to Bono
 - U.S. Pat. Pub. No. 2001/0004753 to Dell et al.
- 29. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alan S Chen whose telephone number is 571-272-4143. The examiner can normally be reached on M-F 8:30am 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeffrey A Gaffin can be reached on (571) 272-4146. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2182

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ASC 12/05/2004

SUPERIOR OF THE SAMINER